Abstract -SONOS memory cell using a split gate structure is studied using simulations. The dependence of channel hot electron (HE) 
Introduction
Split gate memory cells using source-side-injection (SSI) for programming have generated much interest recently [1] [2] . SSI gives higher injection efficiency, faster programming speed and lower power consumption compared to channel hot electron (CHE) injection [1] [2] [3] . Most of the split gate cells studied so far use floating gate for charge storage. Using nitride for charge storage gives the additional benefits of SONOS type memories [5] [6] . SONOS memories are usually programmed using CHE injection and erased using band-to-band tunnelling induced hot hole erase (HHE) for low power and multi bit operation. However, in these, the mismatch in spatial distribution of the trapped electrons and holes is a severe problem affecting the device endurance and retention [4, [8] [9] . In this paper, we show through simulations that the hot electron (HE) and hot hole (HH) injection points (during program and erase, respectively) can be independently controlled by using a split gate structure. We first study the effect of trapped charge position on IV (I D -V PG ) characteristics, followed by the effect of program and erase biases on channel HE and HH profiles, respectively. Finally, the effect of program gate length and channel doping on the hot carrier profiles is studied.
Simulation Details
The split gate SONOS is implemented in 250 nm technology using ISE TCAD's process simulator DIOS. ISE TCAD's device simulator DESSIS is used to compute the terminal currents and electric fields. HE (electrons with energy greater than 3.1 eV) and HH (holes with energy greater than 4.7 eV) distributions are simulated in a Monte Carlo simulator (non self-consistent) [7] using the fields and currents from DESSIS. The injected charge is directly related to the hot carrier profiles in the channel and the local vertical fields. IV is taken at V D = 0.8 V and V SG =1.5 V, and threshold voltage (V T ) is defined at I D = 0.1 mA. Electric fields are taken in the channel about 2 nm below the interface (only magnitudes are plotted). Fig. 1 shows the schematic of split gate SONOS along with the profiles of electric field (E X and E Y ), and HE density (HED) along the channel, during program. The split gate structure realizes the two transistor cell concept (where an additional transistor is used to select the memory cell), in a single cell. As shown in Fig. 1 the gate region is engineered such that there will be a MOSFET like region in series with a SONOS like region separated by a gap region. The first gate is called the select gate as it can be used to select the cell for reading or programming. The second gate is called the control gate as it can be used to control the programming and erasing operations of the cell.
Operation of the Device
In SSI, a high program gate voltage (V PG ) is used to make the channel region under the program gate act as the drain extension. The select gate voltage (V SG ) used is just sufficient to turn the device on and keep it in saturation. Drain voltage (V D ) is kept between V SG and V PG and the source is grounded. Consequently, a high lateral field is generated in the channel under the gap region, and the HED is highest just after the gap. These hot electrons get injected into the nitride due to the high vertical field under the program gate (refer Fig. 1 ). In this paper, V B and V S are always grounded. 
Results and Discussion
The effect of trapped charge position on the device characteristics is studied by placing a charge packet at the Si-oxide interface. Fig. 2 shows the IV characteristics with a charge packet of 10 nm width placed at different positions along the channel. The effect of charge packet on the V T is more when it is near the gap, and is much less when near the drain or in overlap regions. However, build up and redistribution of this charge can affect the device reliability (endurance and retention) [4] . It is therefore crucial to minimize the mismatch. Fig.3a , one end of the charge packet is fixed at drain and the other end is increased towards the gap. V T shift increases as the charge spreads towards the gap. Trans-conductance (in linear region) decreases when charge is concentrated near the drain and starts improving when this charge spreads into the channel. This degradation in trans-conductance occurs as the charge above the gate-drain overlap region affects the drain series resistance. Fig.3b shows the effect charge spread from gap towards the drain end. V T shift decreases as the charge spreads towards the drain. These results are consistent with the fact that charge near gap has more effect on V T than the charge near drain. Fig. 4 shows the effect of V SG on E Y and HED during program. As V SG is varied in the range 1.0 V to 1.5 V, the change in E Y and HED is very less. The insignificant change in E Y can be attributed to the fact that the E Y in the program gate region (in channel) is mainly determined by V PG . With increasing V SG (when at the threshold of inversion), the effect of increasing inversion charge (electrons) on HED is counterbalanced by the decrease in E X near the gap, as the device moves towards linear operation. (effect of V SG on E X is not shown here) Fig. 5 shows the effect of V PG on E Y and HED during program. With increasing V PG , E Y near the gap increases slightly but is unchanged in the channel near the drain. The HED profile in channel shifts towards the gap and the peak value increases. As V PG increases, the channel under program gate becomes more conductive and hence the voltage drop across the channel under the program gate decreases. This increases the drop (and field) across the gap, and increases the magnitude of HED. In addition, HED also shifts towards the gap. Drain Current (mA) During erase, an increase in V PG mainly increases E Y in the channel near the drain and has less effect near the gap as shown in Fig. 6 . In addition, the peak of channel HHD increases and slightly shifts towards the drain. Thus V PG is a key parameter in controlling the HE and HH injection points. The effect of program gate length (L PG ) on HED and HHD profiles is studied next. Fig. 7 shows the effect of L PG on E Y and HED during program. As the maximum electron heating occurs near the gap, the HED profiles for different L PG are similar with respect to the position of the gap. To investigate the effect of channel doping on program and erase, different doping schemes, shown in Tab. I, are used. Fig. 10 shows the effect of compensation and halo on HED and HHD profiles during program and erase respectively. In presence of compensation or halo implant, the HED profile peak shifts towards the drain without much change in shape and magnitude. Charge near the gap has more effect on V T as discussed earlier. So, to get the HED peak near the gap, higher values of V PG are needed for devices with compensation or halo. Under similar erase bias, the HHD profile peak shifts towards the drain with the addition of compensation or halo implants. The magnitude of HHD increases by about two orders with the addition of compensation, or halo. At various conditions studied so far, the peak HE injection is near the gap (0 µm in Fig.1 ) and extends towards the drain. However, the peak HH injection point is near the drain junction and its profile gradually extends towards the gap. Therefore, the choice of L PG is crucial in bringing the HE and HH injection regions close enough to avoid any mismatch.
Program V SG can only be adjusted to get maximum HE density but cannot be used to spatially control the HE profile. Similarly, program V D should be high enough to generate sufficient HE but low enough to have high vertical field, and hence cannot be used to spatially control the HE profile. V PG is found to be the main bias for controlling the HE profile once L PG is fixed. Even during erase V PG is found to be the key parameter in controlling the HH profile spatially as V D mainly affects the magnitude of HH (not shown).
Addition of compensation implant has little effect on HE magnitude as programming is done at very high V PG and change in channel inversion voltage may have little effect. Halo implant too does not change the magnitude much as HE generation location and halo location are different. Both the implants shift the HE profile towards the drain. During erase compensation and halo implants increase the HH magnitude. Halo increases the local fields near the drain junction causing the HHD to increase. However addition of these implants doesn't eliminate the mismatch in HE and HH profiles. As shown earlier, HED and HHD can be spatially matched well, except in the gate drain overlap region as the HHD rapidly decreases in that region. One way to reduce the mismatch in this region is by decreasing the overlap region. HH profile can be moved significantly (towards the drain) by decreasing the drain doping. However, the charge in the overlap region is seen to have very less immediate effect on V T . But this charge may build up [9] with program/erase cycling and can alter the device operation (erase, read) by changing the local fields, and retention through redistribution of charge over time.
Conclusion
In a split gate SONOS cell, V PG can be used to independently control the HE and HH profiles during program and erase respectively. However, as HE generation starts from the gap region and HH generation takes place near the drain, the choice of L PG is crucial before adjusting the bias. Mismatch in injection profiles is observed in the overlap region and can be minimized by reducing the overlap region. Though charge trapped near drain has comparatively less effect on V T , build up of charge in this region can effect the device operation.
